PROJECT 802 LOCAL & METROPOLITAN AREA NETWORKS

DRAFT SUPPLEMENT TO IEEE STD 1802.3-1991 CONFORMANCE TEST METHODOLOGY FOR CSMA/CD ACCESS METHOD AND PHYSICAL LAYER SPECIFICATIONS

10BASE-T MAU CONFORMANCE TESTING (SECTION 6)

Draft 7C

Draft 7C is a result of the changes made at the Denver, CO meeting July 12-16, 1993 by the 10BASE-T Conformance Test Sub-Task Force. It consists of minor editorial changes based on feedback from TCCC confirmation ballot comments and final editorial review of draft 7. This draft expires August 31, 1993 or earlier if superseded by another draft.

> Copyright \odot 1993 by the Institute of Electrical and Electronics Engineers, Inc. 345 East 47th Street New York, NY 10017, USA All rights reserved.

This is an unapproved draft of a proposed IEEE Standard, subject to change. Permission is hereby granted for IEEE Standards Committee participants to reproduce this document for purposes of IEEE standardization activities. Permission is also granted for member bodies and technical committees of ISO and IEC to reproduce this document for purposes of developing a national position. Other entities seeking permission to reproduce portions of this document for these or other uses, must contact the IEEE Standards Department for the appropriate license. Use of information contained in this unapproved draft is at your own risk.

IEEE Standards Department Copyright and Permissions 445 Hoes Lane, P.O. Box 1331 Piscataway, NJ 08855-1331, USA

DO NOT SPECIFY OR CLAIM CONFORMANCE TO THIS DOCUMENT

Blank page (for now)

Contents

FIGURES

APPENDIXES

APPENDIX FIGURES

Blank page (for now)

Revisions to IEEE Std 1802.3-1991

(These changes and additions are part of P1802.3d-199X.)

The following changes add references and abbreviations used by or referred to in 10BASE-T Conformance Testing (chapter 6) to the appropriate places in IEEE Std 1802.3-1991.

1.3 Acronyms and Abbreviations

1.8 References

Add these references to the list of references:

[6] IEEE Std. 802.3i-1990 (Supplement to ISO/IEC 8802-3:1992/ANSI/IEEE Std 802.3-1992 Edition) [ISO/IEC 8802-3:1992, DAM9].

[7] IEEE Std. 802.3l-1992 , Type 10BASE-T PICS Proforma (Supplement to ISO/IEC 8802- 3:1992/ANSI/IEEE Std 802.3-1992 Edition) [ISO/IEC 8802-3:1992, PDAM17]

[8] IEC Publication 60, High-voltage test techniques.

[9] IEC Publication 950, Safety of Information Technology Equipment, Including Electrical Business Equipment.

6. 10BASE-T MAU Conformance Testing

6.1 Scope of 10BASE-T MAU Conformance Test. The purpose of this section is to define abstract methods for the conformance testing of 10BASE-T MAU implementations in order to satisfy conformance requirements arising from the P802.3i [6] 10BASE-T MAU specification. Such methods will form the basis for any subsequent development of executable test cases. This document is applicable to the conformance testing of CSMA/CD 10BASE-T MAU, hereafter referred to as MAU, implementations that have been designed to section 14 of P802.3i [6]. Additional information about the implementation under test may be found in the PIXIT.

6.1.1 Embedded MAUs. Many of these tests do not apply to embedded MAUs where the physical AUI does not exist. In those cases, other standards may apply.

6.2 10BASE-T MAU Abstract Test Suite. This is comprised of one category of test groups. The category relates to capability testing. Within this category are a number of test groups, where each group is aimed at collecting individual test cases together that share some commonality in features tested or test methods used. The MAU test method is Local Single as per ISO 9646 [2]. The format for the test case headers follows the outline of Section 1.5, with the addition of a "PICS Reference:" line that cross-references the test case to a particular section/ item of IEEE Std. 802.3l-1992 [ISO/IEC 8802-3:1992, PDAM17] [7].

6.2.1 Capability and Behavior Tests

than 5 bits may be received from the RD circuit and not transmitted onto the DI circuit.

PICS Reference : 14.10.4.5.3/6

Test Setup : Test setup H.

History :

Note :

Test Purpose : To verify the start-up delay between two packets.

6.2.1.4 Test Group 1411.04 - Collision Functions

a) Test Signal Applied to Tester MAU Then MAU Under Test

b) Test Signal Applied to MAU Under Test Then Tester MAU

Fig 6-1 Test Signal Application Timing for Collision Functions

6.2.1.6 Test Group 1411.06 - Jabber Functions

tion.

6.2.1.7 Test Group 1411.07 - Link Integrity Test Functions

6.2.1.8 Test Group 1411.08 - MAU State Machines

asserted on the CI circuit), apply test signal 1 to the DO circuit of the tester MAU. Verify that the RD test signal appears on the DI circuit of the MAU under test.

(2) Monitor the DI circuit, TD circuit and CI circuit of the

a) Test Signal Applied to Tester MAU Then MAU Under Test

b) Test Signal Applied to MAU Under Test Then Tester MAU

Fig 6-2 Test Signal Application Timing for Collision State Diagram

6.2.1.9 Test Group 1411.09 - Isolation Requirements

current through such a short circuit shall not exceed 300 mA.

front time, 50 µs virtual time of half value), as defined in IEC Publication 60 [8].

6.2.1.13 Test Group 1411.13 - DI and CI Driver Characteristics

accommodate differences in the 10% to 50% and 50% to 90% transition times. Verify that time T_2 is $BT \pm 4$ ns or BT/2 \pm 4 ns. Find the peak value of V_{dm} . This is V_{max} . Find the minimum value of V_{dm} during the period between the shaded regions for the waveform's rising and falling transitions (time T1 in Fig 7-11). This minimum value is $\rm V_{min}$. Verify that $\rm V_{max}$ is less than 1315 mV, that $\rm V_{min}$ is greater than 450 mV and that $\rm V_{max}/V_{min}$ is less than 1.37. Measure the V_{dm} 24 ns after the zero crossing and verify that it remains less than 1170 mV and within the template.

- (2) Observe the DI circuit signals for 2 bit times after the last low to high transition of the packet. Verify that the differential output voltage is at least 380 mV during that time.
- (3) Observe the DI circuit signals 80 bit times after the last low to high transition of the packet. Verify that the output voltage is $\leq \pm 40$ mV differential and the current into the load is ≤ 4 mA.
- (4) Observe the CI circuit signals for 2 bit times after the last low to high transition of CS0. Verify that the differential output voltage is at least 380 mV during that

time.

(5) Observe the CI circuit signals 80 bit times after the last low to high transition of CS0. Verify that the output voltage is $\leq \pm 40$ mV differential and the current into the load is ≤ 4 mA.

Repeat the test using a test load of 83 $\Omega \pm 1\%$ in parallel with 50 μ H \pm 1%.

- Conformance : The following conformance statements are applicable as noted. (1) For (1) above: The value of V_{dm} into either of the two test loads identified above ($R = 73 \Omega$ or 83 $\Omega \pm 1\%$) at the interface connector of the driving unit shall satisfy conditions defined by values V_{min} and V_{max} shown in Fig 7-11 for signals in between BR and BR/2 meeting the frequency and duty cycle tolerances specified for the signal being driven. V_{max} shall be < 1315 mV, V_{min} $\mathrm{shall}\ \mathrm{be}\ {\rm >}\ 450\ \mathrm{mV}\ \mathrm{,}\ \mathrm{V}_{\mathrm{max}}\!\mathrm{V}_{\mathrm{min}}\ \mathrm{shall}\ \mathrm{be}\ {\rm <}\ 1.37.\ \mathrm{V}_{\mathrm{dm}}\ \mathrm{shall}$ remain < 1170 mV 24 ns after a zero crossing. The waveform shall remain within the shaded area limits.
	- (2) For (2) through (5): When a driver, connected to the appropriate two test loads identified above, enters the idle state, it shall maintain a minimum differential output voltage of at least 380 mV for at least 2 bit times after the last low to high transition. The driver differential output voltage shall then approach within 40 mV of 0 V within 80 bit times. In addition, the current into the appropriate test load shall be limited in magnitude to 4 mA within 80 bit times. Undershoot, if any, upon reaching 0 V shall be limited to -100 mV. See Fig 7-12.

7 2 2 8 3 3

Conformance : Any single driver in the interface, when idle or driving any per-

missible signal, shall tolerate the application of each of the faults specified by the switch settings in Fig 7-14 indefinitely; and after the fault condition is removed, the operation of the driver, according to the specifications of 7.4.1.1 through 7.4.1.5, shall not be impaired.

In addition, the magnitude of the output current from either output of the driver under any of the fault conditions specified shall not exceed 150 mA.

6.2.1.14 Test Group 1411.14 - DO Receiver Characteristics

1411.14.08 inclusive. Verify that the input current on either terminal of the differential input under any fault condition is less than or equal to 3 mA.

Conformance : Any single receiver in the interface shall tolerate the application of each of the faults specified by the switch settings in Fig 7-16 indefinitely, and after the fault condition is removed, the operation of the receiver according to the specifications of 7.4.2.1 through 7.4.2.6 shall not be impaired. In addition, the magnitude of the current into either input of the receiver under any of the fault conditions specified shall not exceed 3 mA. ___

6.2.1.15 Test Group 1411.15 - Power Consumption

Test Case ID : 1411.16.02

6.2.1.17 Test Group 1411.17 - Safety Requirements

6.2.2 Basic Interconnection Test Group

6.2.2.1 Test Group 1411.18 - Mechanical Characteristics, MDI

6.2.2.2 Test Group 1411.19 - Mechanical Characteristics, AUI

6.3 Test Setups, Signals and Adapters Description. This section describes the test setups, test signals, adapters and instruments used in the abstract test suite.

6.3.1 Test Signal Definitions. Unless otherwise stated, all AUI-DO signals shall have a 56 bit preamble as defined in section 4.2.5 [3] and Start Frame Delimiter (SFD) preceding the test pattern and a start of idle (SOI) following the test pattern with nominal AUI amplitude (1V peak) and edge transition times (0.2 V/ns) into a 78 Ω resistive load. In addition, unless otherwise stated, all MAU-RD signals are defined across a 100 Ω resistive load when driven from a 100 Ω source impedance, have a peak amplitude of 585 mV, and a tolerance on pulse widths of ± 1 ns. A cross reference table listing test signals and test cases is shown in A1.2.

Signal Number Signal Description

- 1 An AUI-DO signal consisting of a single frame of 512 bits of pseudo-random data.
- 2a An AUI-DO signal consisting of repeating frames of 512 bits of pseudo-random data separated by a 4.7 µs inter-packet gap with a peak amplitude of 375 mV.
- 2b An AUI-DO signal consisting of repeating frames of 512 bits of pseudo-random data separated by a 4.7 µs inter-packet gap with a peak amplitude of 565 mV.
- 2c An AUI-DO signal consisting of repeating frames of 512 bits of pseudo-random data separated by a 4.7 µs inter-packet gap with a peak amplitude of 750 mV.
- 2d An AUI-DO signal consisting of repeating frames of 512 bits of pseudo-random data separated by a 4.7 µs inter-packet gap with a peak amplitude of 940 mV.
- 2e An AUI-DO signal consisting of repeating frames of 512 bits of pseudo-random data separated by a 4.7 µs inter-packet gap with a peak amplitude of 1130 mV.
- 2f An AUI-DO signal consisting of repeating frames of 512 bits of pseudo-random data separated by a 4.7 µs inter-packet gap with a peak amplitude of 1315 mV.
- 3a A continuous 5 MHz square wave with a peak amplitude of 375 mV.
- 3b A continuous 10 MHz square wave with a peak amplitude of 375 mV.
- 4 An AUI-DO signal consisting of repeating frames of 1518 bytes of alternating 1's and 0's with a 9.6 µs inter-packet gap.
- 5 An AUI-DO signal consisting of repeating sequences of preamble and SFD followed by manchester encoded 1's lasting for 19 ms, followed by a 9.6 µs gap.

6 An AUI-DO signal consisting of a single frame of 1518 bytes of pseudo-random data with a minimum pattern length of 511 bits. Amplitude of 318 mV and maximum edge transition times.

7a A MAU-RD signal consisting of five pairs of sequences of six alternating polarity pulses with a peak amplitude of 585 mV, when measured at the MDI, with a rising edge described by 585 $mV * sin(2\pi*t/PW)$, and a falling edge described by 585 mV $*$ $\sin(2\pi(t-PW/2)/PW)$, where PW is either 73 or 127 ns. The first sequence has a pulse width of 73 ns on the positive polarity and 127 ns on the negative polarity. The second sequence has a pulsewidth of 127 ns on the positive polarity and 73 ns on the negative polarity. These five pairs of sequences are followed by a continuous series of repeating pair of sequences of six alternating polarity one-half cycle sine-wave pulses with a peak amplitude of 585 mV when measured at the MDI. The first sequence has a pulse width of 23 ns (+1,-0 ns) on the positive polarity and 77 ns on the negative polarity. The second sequence has a pulse width of 77 ns on the positive polarity and $23 \text{ ns } (+1,-0 \text{ ns})$ on the negative polarity (see Fig 6-3 and Fig 14-16 [6]). [Note: this signal is equivalent to 60 cycles of a maximally jittered 5 MHz signal (30 cycles of maximum jitter in each direction) followed by a

maximally jittered 10 MHz signal, all at minimum amplitude.] 7b A MAU-RD signal consisting of five pairs of sequences of six alternating polarity pulses with a peak amplitude of 585 mV, when measured at the MDI, with a rising edge described by 585 $mV * sin(2\pi * t/PW)$, and a falling edge described by 585 mV $*$ $\sin(2\pi(t-PW/2)/PW)$, where PW is either 73 or 127 ns. The first sequence has a pulse width of 127 ns on the positive polarity and 73 ns on the negative polarity. The second sequence has a pulsewidth of 73 ns on the positive polarity and 127 ns on the negative polarity. These five pairs of sequences are followed by a continuous series of repeating pair of sequences of six alternating polarity one-half cycle sine-wave pulses with a peak amplitude of 585 mV when measured at the MDI. The first sequence has a pulse width of 77 ns on the positive polarity and 23 ns $(+1,-)$ 0 ns) on the negative polarity. The second sequence has a pulse width of 23 ns (+1,-0 ns) on the positive polarity and 77 ns on the negative polarity (see Fig 6-3 and Fig 14-16 [6]). [Note: this signal is equivalent to 60 cycles of a maximally jittered 5 MHz signal (30 cycles of maximum jitter in each direction) followed by a maximally jittered 10 MHz signal, all at minimum amplitude.]

8a A MAU-RD signal consisting of a repeating pair of sequences of five alternating polarity trapezoidal pulses with a peak amplitude of 3.1 V, when measured at the MDI, and a rise and fall slope of 0.5 V/ns. The first sequence has a pulse width of 23 ns $(+1,-0)$ ns) on the positive polarity and 77 ns on the negative polarity. The second sequence has a pulsewidth of 77 ns on the positive polarity and $23 \text{ ns } (+1,-0 \text{ ns})$ on the negative polarity (see Fig 6-4 and Fig 14-16 [6]).

8b A MAU-RD signal consisting of a continuous series of repeating pair of sequences of five alternating polarity trapezoidal pulses with a peak amplitude of 3.1 V, when measured at the MDI, and a rise and fall slope of 0.5 V/ns. The first sequence has a pulse width of 77 ns on the positive polarity and 23 ns (+1,-0 ns) on the negative polarity. The second sequence has a pulsewidth of 23 ns (+1,-0 ns) on the positive polarity and 77 ns on the negative polarity (see Fig 6-4 and Fig 14-16 [6]).

- 9 A MAU-RD signal consisting of a continuous 10 MHz sine-wave with a peak amplitude of 585 mV.
- 10 A MAU-RD signal consisting of a continuous series of repeating pair of sequences of five alternating polarity trapezoidal pulses with a peak amplitude of 3.1 V, when measured at the MDI, and a rise and fall slope of 0.5 V/ns. The first sequence has a pulse width of 127 ns on the positive polarity and 70 ns on the negative polarity. The second sequence has a pulsewidth of 70 ns on the positive polarity and 127 ns on the negative polarity (see Fig 6-5 and Fig 14-17 [6]).
- 11a A MAU-RD signal consisting of a continuous 1 MHz sine-wave with a peak amplitude of 299 mV when measured across a 121 Ω resistive load.
- 11b A MAU-RD signal consisting of a continuous 5 MHz sine-wave with a peak amplitude of 299 mV when measured across a 121 Ω resistive load.
- 11c A MAU-RD signal consisting of a continuous 10 MHz sine-wave with a peak amplitude of 312 mV when measured across a 121 Ω resistive load.
- 11d A MAU-RD signal consisting of a continuous 15 MHz sine-wave with a peak amplitude of 423 mV when measured across a 121 Ω resistive load.
- 11e A MAU-RD signal consisting of a continuous 20 MHz sine-wave with a peak amplitude of 769 mV when measured across a 121 Ω resistive load.
- 11f A MAU-RD signal consisting of a continuous 25 MHz sine-wave with a peak amplitude of 1.416 V when measured across a 121 Ω resistive load.
- 11g A MAU-RD signal consisting of a continuous 30 MHz sine-wave with a peak amplitude of 2.411 V when measured across a 121 Ω resistive load.
- 12a A MAU-RD signal consisting of a continuous 0.5 MHz sine-wave with a peak-to-peak amplitude of 6.1 V.
- 12b A MAU-RD signal consisting of a continuous 1 MHz sine-wave with a peak-to-peak amplitude of 6.1 V.
- 12c A MAU-RD signal consisting of a continuous 1.9 MHz sine-wave with a peak-to-peak amplitude of 6.1 V.

- 22e A continuous 20 kHz sine-wave with a peak amplitude of 3.0 V AC and a DC offset of -2.5V.
- 22f A continuous 40 kHz sine-wave with a peak amplitude of 3.0 V AC and a DC offset of -2.5V.
- 22g A continuous 500 kHz sine-wave with a peak amplitude of 200 mV AC and a DC offset of 5.3 V.
- 22h A continuous 1 MHz sine-wave with a peak amplitude of 200 mV AC and a DC offset of 5.3 V.
- 22i A continuous 5 MHz sine-wave with a peak amplitude of 200 mV AC and a DC offset of 5.3 V.
- 22j A continuous 10 MHz sine-wave with a peak amplitude of 200 mV AC and a DC offset of 5.3 V.
- 22k A continuous 500 kHz sine-wave with a peak amplitude of 200 mV AC and a DC offset of -5.3 V.
- 22l A continuous 1 MHz sine-wave with a peak amplitude of 200 mV AC and a DC offset of -5.3 V.
- 22m A continuous 5 MHz sine-wave with a peak amplitude of 200 mV AC and a DC offset of -5.3 V.
- 22n A continuous 10 MHz sine-wave with a peak amplitude of 200 mV AC and a DC offset of -5.3 V.
- 23a An AUI-DO signal consisting of a single frame of 512 bits of manchester encoded 1's, with the signal remaining HI for 1.6 BT after the last low to high transition (see Fig 6-7). Amplitude of 375 mV peak.
- 23b An AUI-DO signal consisting of a single frame of 512 bits of manchester encoded 1's, with the signal remaining HI for 1.6 BT after the last low to high transition (see Fig 6-7). Amplitude of 1170 mV peak.
- 24a An AUI-DO signal consisting of repeating frames of 512 bits of pseudo-random data separated by a 4.7 µs inter-packet gap with a peak amplitude of 585 mV.
- 24b An AUI-DO signal consisting of repeating frames of 512 bits of pseudo-random data separated by a 4.7 µs inter-packet gap with a peak amplitude of 1.0 V.
- 24c An AUI-DO signal consisting of repeating frames of 512 bits of pseudo-random data separated by a 4.7 µs inter-packet gap with a peak amplitude of 1.5 V.
- 24d An AUI-DO signal consisting of repeating frames of 512 bits of pseudo-random data separated by a 4.7 µs inter-packet gap with a peak amplitude of 2.0 V.
- 24e An AUI-DO signal consisting of repeating frames of 512 bits of pseudo-random data separated by a 4.7 µs inter-packet gap with a peak amplitude of 2.5 V.
- 24f An AUI-DO signal consisting of repeating frames of 512 bits of pseudo-random data separated by a 4.7 µs inter-packet gap with a peak amplitude of 3.1 V.
- 25 An AUI-DO signal consisting of repeating frames of 48 bits of data and an inter-packet gap of 50 µs.
- 26 An AUI-DO signal consisting of repeating sequences of preamble and SFD followed by manchester encoded 1's lasting 7.5 ms, followed by a 9.6 µs gap.

Fig 6-3 Typical Test Signal 7 Waveform

Fig 6-4 Typical Test Signal 8 Waveform

Fig 6-5 Typical Test Signal 10 Waveform

Fig 6-6 Typical Test Signal 14 Waveform

Fig 6-7 Typical Test Signal 23 Waveform

6.3.2 Common Test Setups. Common test setup configurations are referenced in the test cases for the MAU. These are described, in general terms, in Figs 6-8 through 6-38 below. All error terms shall be eliminated or accounted for in the accuracy of the measurement. All load resistors are $\pm 1\%$ unless otherwise noted. In test setups E, F, J, V, AA, BB and EE, the balance of the test equipment (including matching resistors, if any) should exceed that required of the transmitter or receiver (depending on the test). A cross reference table listing test setup identifiers and test cases is shown in A1.3.

Fig 6-8 Test Setup A

Fig 6-9 Test Setup B

Fig 6-10 Test Setup C

Fig 6-12 Test Setup E

Fig 6-13 Test Setup F

Fig 6-14 Test Setup G

Fig 6-15 Test Setup H

Fig 6-16 Test Setup I

Fig 6-17 Test Setup J

Fig 6-18 Test Setup K

Fig 6-20 Test Setup M

Fig 6-21 Test Setup N

Fig 6-22 Test Setup O

Fig 6-23 Test Setup P

Fig 6-24 Test Setup Q

Fig 6-25 Test Setup R

Fig 6-26 Test Setup S

Fig 6-27 Test Setup T

Fig 6-28 Test Setup U

Fig 6-29 Test Setup V

Fig 6-30 Test Setup W

Fig 6-31 Test Setup X

Fig 6-32 Test Setup Y

Fig 6-33 Test Setup Z

Fig 6-34 Test Setup AA

Fig 6-35 Test Setup BB

Fig 6-36 Test Setup CC

Fig 6-37 Test Setup DD

6.3.3 Special Test Adapters. The test adapters are devices which provide an interface between the test equipment and the MAU under test. The use of these adapters is not mandatory. They are intended to facilitate test implementation. Their exact configuration is dependent on the selected test equipment/instrumentation, the sensitivity of the measurement, cable characteristics and test method. The contribution of impedance mismatch of adapters and terminations shall be taken into account.

6.3.3.1 Test Loads. These are resistive/inductive terminations in accordance with Standard Reference 14.3.1.2.1 (Fig 14-11) [6] and 7.4.1.1 [3].

6.3.3.2 Twisted Pair Model (TPM). This test adapter models the distortion introduced by a link segment. This twisted pair model shall be constructed in accordance with Standard Reference 14.3.1.2 (Fig 14-7) [6].

6.3.3.3 100 Ω **to 50** Ω **Balun Impedance Adapter (BAL1).** This adapter allows a differential signal pair to be properly terminated and matched to a 50 Ω unbalanced impedance. The adapter allows signals on the MAU RD or TD circuits to be monitored or driven by instruments with a 50 Ω impedance. An implementation of the balun may, for example, contain a transformer.

6.3.3.4 100 Ω **to 100** Ω **TPM Balun (BAL 2).** This adapter allows the balanced output of the MAU to be matched to the single-ended Twisted Pair Model (TPM). If the MAU under test has an output transformer embedded internal to the MAU and directly connected to the MDI, then this balun is not required as the embedded transformer will function as the balun.

6.3.3.5 78 Ω to 50 Ω AUI Balun (BAL 3). This adapter allows the balanced MAU DO circuit to be matched to the unbalanced output of the test pattern generator.

6.3.3.6 78 Ω **to 100** Ω **Balun (BAL4).** This adapter allows the unbalanced output of the test pattern generator to be matched to the balanced MAU RD circuit.

6.3.3.7 78 Ω **Balanced to Balanced 1:1 Center Tapped Transformer.** This allows the application of a common mode signal to the DO circuit of the MAU.

6.3.3.8 Tester MAU 1. This is a conforming MAU.

6.3.3.9 Tester MAU 2. This is a conforming MAU with the generation of link test pulses disabled.

6.3.3.10 30 Hz to 40 kHz Filter (FIL1). This adapter is used in measuring the AC common mode output voltage. It is a bandpass butterworth filter with insertion loss ≤ 0.5 dB at 20 kHz and input impedance ≥ 1 M Ω . The low pass section shall have Butterworth characteristics consisting of at least 3 poles with a 3 dB cutoff frequency of 40 kHz \pm 5%. The high pass section shall have Butterworth characteristics consisting of at least 3 poles with a 3 dB cutoff frequency of 30 Hz \pm 5%.

6.3.3.11 40 kHz to BR Filter (FIL2). This adapter is used in measuring the AC common mode output voltage. It is a bandpass butterworth filter with insertion loss ≤ 0.5 dB at 20 kHz and input impedance ≥ 1 M Ω . The low pass section shall have Butterworth characteristics consisting of at least 3 poles with a 3 dB cutoff frequency of 10 MHz \pm 5%. The high pass section shall have Butterworth characteristics consisting of at least 3 poles with a 3 dB cutoff frequency of 40 kHz \pm 5%.

6.3.4 Test Equipment Capabilities

- (1) All test equipment calibration shall be maintained to the manufacturer's specification.
- (2) To satisfy the requirements of MAU testing as specified in section 6.2, the required functionality of the test instruments is given below.
- (3) The use of instruments with equivalent functionality is permitted.
- (4) The functionality given below is necessary but not sufficient information. The reader should take into account the selected test setup for complete information.

6.3.4.1 Power supply.

6.3.4.2 Test Pattern Generator (TPG).

DO to DI loopback to function properly.

6.3.4.3 Link Test Pulse Generator (LTPG).

6.3.4.4 Arbitrary Waveform Generator (AWG).

6.3.4.5 Function Generator (FG).

6.3.4.6 Spectrum Analyzer.

6.3.4.7 Network Analyzer.

6.3.4.8 Oscilloscope.

6.3.4.9 Differential Probe/Amplifier (DP).

6.3.4.10 High Performance Differential Probe (HDP).

6.3.4.11 Current Probe/Amplifier (CP).

6.3.4.12 DC Ammeter.

Appendix A (Informative)

Reference Information

(This Appendix is not a part of IEEE Std 1802.3d-199x, but is included for information only.)

A1. 10BASE-T MAU

A1.1 State Diagram Test Coverage. The Figs A1 through A4 show the test cases used to check the different paths through the state diagrams shown in Figs 14-3 through 14-6 [6]. This information is provided as an aid to understanding the state machine test procedures.

Fig A1 MAU Transmit, Receive, Loopback and Collision Presence Functions State Diagram Coverage

Fig A3 Jabber Function State Diagram Coverage

Fig A4 Link Integrity Test Function State Diagram Coverage

A1.2 Test Signal to Test ID Cross Reference. The following table lists the test cases, by Test ID, that use each of the test signals described in Section 6.3.1.

A1.3 Test Setup To Test ID Cross Reference. The following table lists the test cases, by Test ID, that use each of the test setups described in Section 6.3.2. **Test S**

